


# Thickness Scaling Effect on Interfacial Barrier and Electrical Contact to Two-Dimensional MoS<sub>2</sub> Layers

Song-Lin Li,<sup>\*,†,‡,#</sup> Katsuyoshi Komatsu,<sup>†</sup> Shu Nakaharai,<sup>†</sup> Yen-Fu Lin,<sup>§</sup> Mahito Yamamoto,<sup>†</sup> Xiangfeng Duan,<sup>||,⊥</sup> and Kazuhito Tsukagoshi<sup>\*,†</sup>

<sup>†</sup>WPI Center for Materials Nanoarchitectonics and <sup>‡</sup>International Center for Young Scientist, National Institute for Materials Science, Tsukuba, Ibaraki 305-0044, Japan, <sup>§</sup>Department of Physics, National Chung-Hsing University, Taichung 40227, Taiwan, and <sup>||</sup>Department of Chemistry and Biochemistry and <sup>⊥</sup>California Nanosystems Institute, University of California, Los Angeles, California 90095, United States. <sup>#</sup>Present address: ISIS & icFRC, Université de Strasbourg & CNRS, Strasbourg 67083, France.

**ABSTRACT** Understanding the interfacial electrical properties between metallic electrodes and low-dimensional semiconductors is essential for both fundamental science and practical applications. Here we report the observation of thickness reduction induced crossover of electrical contact at Au/MoS<sub>2</sub> interfaces. For MoS<sub>2</sub> thicker than 5 layers, the contact resistivity slightly decreases with reducing MoS<sub>2</sub> thickness. By contrast, the contact resistivity sharply increases with reducing MoS<sub>2</sub> thickness below 5 layers, mainly governed by the quantum confinement effect. We find that the interfacial potential barrier can be finely tailored from 0.3 to 0.6 eV by merely varying MoS<sub>2</sub> thickness. A full evolution diagram of energy level alignment is also drawn to elucidate the thickness scaling effect. The finding of tailoring interfacial properties with channel thickness represents a useful approach controlling the metal/semiconductor interfaces which may result in conceptually innovative functionalities.



**KEYWORDS:** two-dimensional material · chalcogenide · field-effect transistor · electrical contact · Schottky barrier · quantum confinement

Modern microelectronics rooted in a fine control with gate bias on the height of potential barriers and the flow of charges at the interfaces between metallic contacts and active semiconductor channels,<sup>1</sup> which led to a great success of the semiconductor industry and revolutionized our life. The formation of ohmic contacts and high-efficient carrier transfer is the first step to construct high-performance devices.<sup>2</sup> Recently, layered transition-metal dichalcogenides (TMDs)<sup>3–5</sup> have attracted great interest not only for postsilicon electronics,<sup>6–8</sup> but also for optoelectronic<sup>9–14</sup> and photovoltaic<sup>15,16</sup> applications. The concurrence of atomic thickness and sizable bandgap promises them next-generation transistor channels after silicon. In addition, the exotic symmetry breaking in band structure, high optical absorption and mechanical flexibility can be exploited for valleytronic and photovoltaic devices. Undoubtedly, all the electrical systems begin with carrier transfer from

electrodes to semiconductor channels; a profound understanding on the interfacial behavior between them is truly essential.<sup>2</sup>

In conventional bulk materials, the interfacial properties are basically independent of their dimensions. However, the physical scenario totally changes in the low-dimensional systems. Generally speaking, the reduced material dimension increases bandgap ( $E_g$ ) due to quantum confinement, a ubiquitous phenomenon in low-dimensional systems, such as quantum dots<sup>17</sup> and carbon nanotubes ( $E_g \propto 1/\text{diameter}$ ).<sup>18</sup> The abnormal  $E_g$  variation was extensively investigated in optical studies<sup>19</sup> but seldom studied in electrical experiments, although it is very important for contact design because an expanded  $E_g$  may increase interfacial barrier height and suppress charge transfer at contacts, a potentially adverse factor for interfacial carrier injection. Such an assumption is confirmed in one-dimensional (1D) carbon nanotubes (CNTs) in which barrier

\* Address correspondence to [songlinli@gmail.com](mailto:songlinli@gmail.com), [tsukagoshi.kazuhito@nims.go.jp](mailto:tsukagoshi.kazuhito@nims.go.jp).

Received for review October 28, 2014 and accepted December 3, 2014.

Published online December 03, 2014  
10.1021/nn506138y

© 2014 American Chemical Society

height is reported to increase as tube diameter decreases.<sup>18</sup> In striking contrast, a recent study on two-dimensional (2D) MoS<sub>2</sub> seems to point to an opposite trend, showing that contact resistivity reduces in thinner layers.<sup>20</sup> To date, no consistent understanding has been reached regarding the dimension reduction effect on the contact properties in low-dimensional semiconductors. It deserves to point out that there are other efforts on the contact issue in 2D TMD semiconductors,<sup>21–24</sup> but the limited thickness range hinders a direct understanding on the effect of thickness reduction on the material electrical properties. Actually, one of the advantages of TMDs lies in their atomic thickness which would allow the ultimate device downscaling in microelectronics. Hence, it is really important to know whether the reduced thickness is beneficial or detrimental to the contacts.

Herein, we perform a systematic thickness scaling study on the Au/2D MoS<sub>2</sub> interfaces based on a series of high-quality MoS<sub>2</sub> samples. The interfacial potential barrier is found to highly depend on MoS<sub>2</sub> thickness and increases from 0.3 to 0.6 eV as the MoS<sub>2</sub> thickness changes from 5 to 1 layer, as a result of quantum confinement. Similar to CNTs, reduced thickness of MoS<sub>2</sub> results in high interfacial barrier at Au/MoS<sub>2</sub> contacts. A linear correlation between barrier height and MoS<sub>2</sub> bandgap is revealed with a slope of *ca.* 0.5. A tentative full evolution diagram for energy level alignment is drawn to elucidate the thickness scaling effect on interfacial potential barrier. The thickness scaling rule adds fundamental knowledge in the interface physics and contact design for 2D semiconductors. In particular, the possibility in tailoring thickness interfacial potential barrier by channel thickness offers a useful way to interface engineering, which may find applications in functional devices such as tunneling transistors.<sup>25,26</sup>

## RESULTS AND DISCUSSION


Although the contact issue of 2D TMDs has been addressed by several groups,<sup>20–24</sup> a systematic thickness scaling study remains absent. An underlying challenge for the thickness scaling study lies in the limited availability of large (>10 μm) TMD flakes because the conventional exfoliation approach based on direct exfoliation of crystal foils between Scotch tapes and SiO<sub>2</sub> substrates<sup>27</sup> exhibits a considerably lower yield for TMD flakes (*ca.* 1 flake out of 10 times exfoliations) than that for graphene. In this regard, it is necessary to uncover the origin of the poor TMD exfoliation yields, in order to overcome the preparation obstacle. We find that the poor TMD exfoliation yields originate from their unique surface condition. After initial thinning by Scotch tapes, the chalcogenide foils normally exhibit macroscopic ripples of tens to hundreds micrometers in length (Supporting Information Figure S1a), in contrast to the flat surfaces exhibited by

graphite foils (Supporting Information Figure S1b). These ripples, which may arise from the reduced stiffness of TMDs, impede conformal adhesion of the foils to the target SiO<sub>2</sub> surfaces. Hence, adopting a viscoelastic medium in the last exfoliation step helps to increase the exfoliation yields. Here we adopt viscoelastic polydimethylsiloxane (PDMS) films as the supports to facilitate TMD exfoliation<sup>28</sup> (Figure 1a–d). Briefly, PDMS films are placed on glass slides used as exfoliation media, rather than rigid SiO<sub>2</sub> substrates, in the last exfoliation step. The few-layer TMD flakes are directly identified on the PDMS supports *via* optical contrast and are finally dry transferred to target SiO<sub>2</sub>/Si substrates.


With optimizing exfoliation parameters, we managed to achieve large-area MoS<sub>2</sub> flakes in high yields, on average 1–2 flakes out of one exfoliation. Figure 1e shows an optical image of atomically thin 1- and 3-layer MoS<sub>2</sub> layers with a length of ~60 μm on a SiO<sub>2</sub>/Si substrate. The thicknesses of the MoS<sub>2</sub> flakes are determined by the distance between the E<sub>2g</sub><sup>1</sup> and A<sub>1g</sub> Raman modes for thin flakes (Figure 1f) as well as the intensity ratio between the MoS<sub>2</sub> and Si peaks for thick flakes.<sup>29</sup> To the best of our knowledge, they are among the largest TMD flakes prepared by mechanical exfoliation and are, so far, the largest TMD flakes used for studying metal/TMD contact issues.<sup>20–24</sup> The large sample size allows us to extract electrical parameters accurately, in contrast to the small samples used in previous reports. Also, the high exfoliation yields enable us to collect a series of flakes with consecutive numbers of layers, as shown in Supporting Information Figure S2. The wide thickness distribution of the TMDs achieved enables us to investigate the thickness scaling effect of the metal/2D semiconductor.

The interesting few-layer MoS<sub>2</sub> flakes are normally connected to thick flakes. In an effort to isolate them for electrical characterization, we identified efficient dry etchants (CF<sub>4</sub> and CHF<sub>3</sub>) for patterning MoS<sub>2</sub> (Figure 1h). The etching rate reaches 60 nm (~90 layers) per minute, which is more than 1000-fold higher than pure oxygen, the common etchant for graphene (Figure 1i and Supporting Information Figure S3). Additionally, CF<sub>4</sub> and CHF<sub>3</sub> are much cheaper than the early identified TMD etchant XeF,<sup>30</sup> representing an economic way for device fabrication.

Figure 2a illustrates the pattern of the transfer line measurement. The MoS<sub>2</sub> flakes are top-contacted with multiple Au electrodes to extract line contact resistivity ( $R_c$ , in unit of Ω cm) and sheet resistance ( $R_s$ , in unit of Ω/square). After thermal annealing, a linear drain current ( $I_d$ ) *versus* drain voltage ( $V_d$ ) is observed (Figure 2b), indicating an excellent contact between Au and MoS<sub>2</sub>. No apparent current hysteresis is seen in the bidirectional  $V_d$  scans, suggesting low trap states at the MoS<sub>2</sub>/dielectric interfaces. The MoS<sub>2</sub> channels are meanwhile back-gated with a 285 nm SiO<sub>2</sub> to tune the channel carrier concentration. The capacitive coupling



**Figure 1.** (a–d) Preparation flow of the mechanical exfoliation based on viscoelastic PDMS supports. (e) Optical images for as-transferred large MoS<sub>2</sub> flakes. (f) Typical Raman spectra for the MoS<sub>2</sub> flakes with different thicknesses. The flake thickness is reflected in the distances between MoS<sub>2</sub> E<sub>2g</sub><sup>1</sup> (~383 cm<sup>-1</sup>) and A<sub>1g</sub> (~408 cm<sup>-1</sup>) modes and the intensity ratio of the Si 520 cm<sup>-1</sup> mode to MoS<sub>2</sub> modes. (g and h) Samples before and after dry etching. (i) Comparison of etching rate for different etchants for MoS<sub>2</sub>.



**Figure 2.** (a) Schematic diagram and real optical image for the geometry of transfer line measurement. The inset shows the atomic structure of MoS<sub>2</sub>. (b) Typical electrical properties for bilayer MoS<sub>2</sub> field-effect transistors. Top and bottom insets are the corresponding transfer and output curves. (c) Transfer line plot for extracting line contact resistivity ( $R_c$ ) and sheet square resistivity ( $R_s$ ) under different gating conditions. (d and e) Extracted  $R_c$  and  $R_s$  for different sample thicknesses. Inset in (e): Carrier mobility ( $\mu$ ) versus channel thickness. (f) Calculated ratios of  $R_c$  to total device resistance for  $1 \times 1 \mu\text{m}^2$  square channels.

ability to MoS<sub>2</sub> channels is reflected in the transfer and output curves, which show an on/off current ratio of  $10^7$  and clear current saturation at high  $V_{dr}$ , respectively (top and bottom insets, Figure 2b).

Figure 2c shows a typical transfer line plot for a bilayer (2L) sample under different gating conditions ( $V_g - V_t$  from 10 to 50 V where  $V_t$  is threshold voltage).

The electrical parameters  $R_c$  and  $R_s$  are extracted from the intercepts and slopes of the linear fittings. The good linearity of the data points suggests high reliability of our data. Figure 2d summarizes  $R_c$  versus gate voltage ( $V_g - V_t$ ) for MoS<sub>2</sub> thickness from 5 to 1 layer. It is well-known that the atomically thin flakes are extremely sensitive to gaseous absorptates and the

$V_t$  position is mainly determined by annealing time and amount of absorbate remnants.<sup>7,20</sup> Despite an identical annealing time, large thickness-dependent  $V_t$  positions are observed in our serial samples (Supporting Information Figure S5), reflecting distinct electron trapping effects from the remnant surficial oxygen absorbates on samples with varied thickness. Hence, the inclusion of  $V_t$  in the gating condition enables a fair comparison of the electrical behavior among devices.

Two features are shown in the  $R_c$  curves. First,  $R_c$  highly depends on gate voltage. When the gate bias increases from 0 to 50 V,  $R_c$  is largely reduced by 10 to 50 folds depending on sample thickness. The large  $R_c$  response to gate bias implies the presence of large tunneling current at the accumulation regime, a hint to elucidate the mechanism of charge injection. For our Au-contacted 5-layer thick sample,  $R_c$  is 10  $\Omega$  cm at zero gate bias and is reduced to 1.0  $\Omega$  cm at 50 V gate bias, close to that reported by other groups.<sup>21</sup> Second, we confirm that the interfacial characteristics of 2D semiconductors follow the scaling rule of 1D CNTs in a similar way that reduced dimension leads to enhanced potential barrier,<sup>18</sup> since thinner MoS<sub>2</sub> flakes result in higher  $R_c$  values. This observation implies that the previous report of lower  $R_c$  in thinner samples<sup>20</sup> is likely a consequence of different extent of gold diffusion into underlying MoS<sub>2</sub> layers during long-time annealing, rather than the intrinsic electrical behavior of metal/semiconductor interfaces. In addition, as an advantage of the transfer line measurement, the intrinsic channel resistance  $R_s$  can be also extracted together with  $R_c$ . Figure 2e shows  $R_s$  versus gate voltage. Similar thickness dependence as  $R_c$  is observed but they are of different origins. We have indicated previously that the strong thickness dependence of  $R_s$  and carrier mobility (inset of Figure 2e) is a natural result from the variation of Coulomb interaction distance between surficial charged impurities and channel carriers.<sup>31</sup>

With the presence of Schottky barrier at metal/1D CNT contacts, it is commonly accepted that CNT transistors operate as "Schottky barrier transistors" in which transistor action occurs primarily by varying the contact resistance rather than the channel conductance.<sup>32</sup> Such an operating mechanism has also been suggested in MoS<sub>2</sub> transistors.<sup>23,24</sup> To check how close the MoS<sub>2</sub> transistors are to Schottky barrier transistors, we calculate the  $R_c$  percentage (ratio of  $R_c$  to the total device resistance) for normalized  $1 \times 1 \mu\text{m}^2$  square channels in Figure 2f. It is evident that the  $R_c$  percentage, dependent on channel thickness, reaches 35–65% at the on transistor state. In addition, the  $R_c$  percentage is larger in thinner device, indicating the increasingly influential role of contacts in the 2D materials. If considering a  $10 \times 10 \text{ nm}^2$  channel size for the postsilicon era, the  $R_c$  percentage would approach 100% and completely dominate because  $R_c$

increases 100-fold and  $R_s$  is fixed. Then, the transistors evolve into a pure Schottky barrier transistor.


As far as electrical engineering is concerned, the area contact resistivity ( $\rho_c$ , in unit of  $\Omega \text{ cm}^2$ ) is commonly used to characterize contact quality, since it rules out the current crowding effect.<sup>22</sup> Here  $\rho_c$  is derived from  $R_c$  and  $R_s$  by using the relation:<sup>33</sup>

$$R_c w = \sqrt{R_s \rho_c} \coth(d \sqrt{R_s / \rho_c}) \quad (1)$$

where  $w$  is the channel width and  $d$  is the contact length. Figure 3a shows the extracted  $\rho_c$  values under different gate conditions for our samples, which exhibit similar gate dependence as  $R_c$  and vary by more than 10-fold.

The availability of samples with consecutive numbers of layers enables a deep insight into the thickness scaling effect of 2D TMDs. A remarkable finding is emerged when we plot  $\rho_c$  versus MoS<sub>2</sub> thickness (Figure 3b). In contrast to the monotonic dependence of carrier mobility on thickness,<sup>31</sup>  $\rho_c$  shows two opposite trends in different thickness regimes, with a positive slope in the 3D regime and a negative slope in the 2D regime, which forms a  $\rho_c$  dip around 5 layers. As we will show, the formation of  $\rho_c$  dip is a combined result of quantum confinement ( $E_g$  modification) and the lopsided carrier distribution (thickness variation of inactive MoS<sub>2</sub> layer). Here the division of thickness regime, 2D or 3D regime, is justified by the  $E_g$  magnitude in MoS<sub>2</sub>. As MoS<sub>2</sub> thickness reduces from 5 to 1 layer (2D regime),  $E_g$  expands from 1.2 to 1.8 eV<sup>34,35</sup> and  $\rho_c$  increases by 10-fold under 50-V gating condition. The imitate relation between them suggests that the  $E_g$  expansion changes the height of interfacial Schottky barrier accordingly. The presence of negative  $\rho_c$  slope in the 2D regime is also consistent with that reported in 1D CNTs.<sup>18</sup> In the 3D regime ( $\geq 5$  layers) where  $E_g$  is fixed,  $\rho_c$  is mainly determined by the thickness of the inactive upper MoS<sub>2</sub> layers<sup>31,36</sup> (Figure 3c). The positive  $\rho_c$  slope originates from the reduction of inactive layers as channel thickness reduces, which facilitates the carrier injection from electrodes to the active lower MoS<sub>2</sub> layers. On average, a reduction of one-layer thickness corresponds to a  $\rho_c$  decrease of  $\sim 4 \times 10^{-6} \Omega \text{ cm}^2$ . The positive  $\rho_c$  slope behavior is nontrivial in the top-contacted transistors and has been studied in thick MoS<sub>2</sub> channels.<sup>37</sup> The transition of  $\rho_c$  slope is a clear signature of dimensionality crossover, which can be used as a direct dimensionality criterion for distinguishing low-dimensional and bulk materials.

As Schottky barrier transistors,<sup>23</sup> the transistor switching states are determined by the barrier width, which is mainly modulated by gate bias and carrier concentration ( $n$ ), through tuning the positions of channel energy levels, as shown in Figure 3d. At low gate bias, charge injection is controlled by a thermal



**Figure 3.** (a and b) Gate bias and thickness dependence of area contact resistivity ( $\rho_c$ ). (c) Schematic carrier distribution and injection path for back-gated thick devices in the 3D regime. (d) Schematic diagram of band alignments for two carrier injection theories: thermal emission (TE) and thermal field emission (TFE). The difference between them lies in the width of interfacial barrier which changes with the gate bias and the carrier density in semiconductors. (e) Comparison of  $\rho_c$  data (dotted lines) with theoretical results of TFE conduction mechanism (dashed lines) to extract barrier heights. (f) Thickness scaling effect on the interfacial barrier height ( $\phi_B$ ) at Au/MoS<sub>2</sub> contacts, which is a function of semiconductor bandgap ( $E_g$ ). (g) Evolution of energy level alignment at Au/MoS<sub>2</sub> interfaces as MoS<sub>2</sub> thickness reduces.

emission (TE) process nearly without tunneling component, which gives rise to the off transistor state. Since a slight increase of carrier concentration in the off transistor state does not obviously modify the barrier width or introduce tunneling current, theoretically the TE process leads to gate bias (equivalently carrier concentration) independent  $\rho_c$  behavior following the relation<sup>1,38</sup>

$$\rho_c = \frac{k}{A^*Tq} \exp\left(\frac{q\phi_B}{kT}\right) \quad (2)$$

where  $k$ ,  $T$ ,  $q$ , and  $\phi_B$  are the Boltzmann constant, temperature, elementary charge, and interfacial Schottky barrier. The Richard constant  $A^* = 8\pi m^* q k^2 h^{-3}$  with  $m^*$  the effective mass and  $h$  the Planck constant. In contrast, at high gate bias, the induced dense carriers considerably reduce the barrier width and increase the tunneling probability. Then, thermally assisted tunneling (also called thermal field emission, TFE) current populates channels, leading to the on transistor state. In this case, carrier injection shifts to the TFE mechanism and  $\rho_c$  follows<sup>1,38</sup>

$$\rho_c = \frac{k\sqrt{E_{00}} \cosh(E_{00}/kT) \coth(E_{00}/kT)}{A^*Tq\sqrt{\pi}q(\phi_B - u_f)} \exp\left(\frac{q(\phi_B - u_f)}{E_{00} \coth(E_{00}/kT)} + \frac{qu_f}{kT}\right) \quad (3)$$

where  $u_f$  is chemical potential and  $E_{00} = qh[n_{3D}/(4m^*\epsilon)]^{1/2}$  is a doping related parameter with  $\epsilon$  the permittivity. Then,  $\rho_c$  becomes highly dependent on

carrier concentration (*i.e.*, gate bias) in this regime, which offers us a convenient way to estimate the values of barrier height  $\phi_B$ .

In 2D regime, the channel thickness is smaller than the screening depth<sup>37</sup> and the inactive layer is negligible. By assuming  $n_{3D} = n_{2D}/\text{thickness}$ , we find that all our  $\rho_c$  data are well fitted to the TFE theory using eq 3. As evident in Figure 3e, a reasonable agreement between the experiment and calculation is reached. Note that large deviation at low gate regime ( $V_g - V_t < 20$  V) appears in the monolayer and bilayer samples, which is attributed to the strong nonlinear dependence of  $n$  on gate bias around  $V_t$ , as shown in Supporting Information Figure S5. In the low gating regime, the doping levels are noticeably underestimated by simply using a linear  $n-V_g$  relation due to strong superficial doping effect from the residual absorbates. This strong doping effect arises from the enhanced surface/volume ratios and is commonly observed in other groups.<sup>22,23</sup> For this reason, the  $\rho_c$  values at higher gate bias reflect  $\phi_B$  more intrinsically. The biasing condition of  $V_g - V_t = 50$  V is thus adopted to extract  $\phi_B$ .

Figure 3f plots the derived  $\phi_B$  versus channel  $E_g$  for all samples ranging from 1 to 5 layers. A linear fit reveals a  $d\phi_B/dE_g$  slope of 0.46, which indicates that nearly half of the  $E_g$  expansion due to thickness reduction is used to build up the interface barrier  $\phi_B$ . Note that the slope approaches 0.5, possibly suggesting that the

$E_g$  expansion is rather symmetric relative to the Fermi level of Au electrode. In other words, the upshift of conduction band  $E_c$  is approximate to the downshift of  $E_v$ . Such a behavior resembles that observed in 1D CNTs,<sup>18</sup> suggesting similar interfacial equilibrium dynamics between 2D and 1D semiconductors.

Figure 3g depicts a tentative evolution diagram for energy level alignment to summarize the thickness scaling effect on interfacial potential barrier, which represents fundamental knowledge for contact design for electrical devices based on 2D semiconductors. In modern microelectronics,  $\rho_c$  is required to be as low as  $10^{-8} \Omega \text{ cm}^2$  to endure device miniaturization in deep submicrometer technology nodes. However,  $\rho_c$  of the Au/MoS<sub>2</sub> contact is as high as  $1 \times 10^{-4} \Omega \text{ cm}^2$ , about 4 orders of magnitude higher than the upper limit in microelectronics. Developing effective strategies to create more transparent contacts is necessary to employ the atomically thin semiconductors as postsilicon transistor channels.<sup>6</sup> Above systematic understanding on electrical contact to MoS<sub>2</sub> flakes provides useful guidance for contact design in devices based on 2D semiconductors. First, formation of narrow band gap or metallic sulfides such as TiS<sub>2</sub> at contact interfaces would be beneficial in reducing interfacial barrier, considering 4 orders lower  $R_c$  shown by Pd/metallic graphene contacts.<sup>39</sup> Additionally, contact engineering with degenerate doping would further lower barrier width and result in efficient charge injection. Second, semiconductors with low bulk  $E_g$  should be considered as channel candidates, given the fact of  $E_g$  expansion after thinning down. In this sense, the search of different channel materials with technologically suitable  $E_g$  is necessary.

On the other hand, the finding of tailoring interfacial properties with channel thickness also represents a useful approach that can control the metal/semiconductor interfaces, which may result in conceptually innovative functionalities. For instance, the barrier height is one of the most important parameters in the design of tunneling transistors.<sup>25,26</sup> A suitable barrier value has to be carefully chosen to compromise the leakage and operating currents. Thus, the finding of finely controlling the barrier height with channel thickness offers a facile way to realize viable tunneling transistors.

## CONCLUSIONS

We performed a systematic thickness scaling study on electrical contact to 2D semiconductors. A generalized interfacial dynamics is revealed in the 2D and 1D low-dimensional structures. As semiconductor thickness reduces, the Fermi level of contacting metals is strongly pinned due to the presence of large interface states. A large tunability of interfacial barrier spanning from 0.3 to 0.6 eV is observed when merely varying MoS<sub>2</sub> thickness from 5 to 1 layer. Thermal field emission is revealed as the responsible carrier injection mechanism, where carrier transfer relies on thermally assisted tunneling at metal/2D semiconductor interfaces. A detailed energy level alignment diagram is also established for different MoS<sub>2</sub> thicknesses. Our in-depth results offer insight into the interfacial electrical properties of 2D semiconductors, which would be beneficial for device design and performance optimization in electronic devices based on 2D semiconductors.

## EXPERIMENTAL SECTION

The large MoS<sub>2</sub> flakes used in experiment were prepared from natural molybdenite crystals (Furuchi, Japan) by an improved mechanical exfoliation approach using viscoelastic PDMS as supports. The adoption of the viscoelastic supports and the formation of good conformal adhesion of TMD flakes to PDMS are critical for obtaining large flakes and high yields. Dry etching was performed under a fluorinated plasma environment with supplying a mixture of CF<sub>4</sub> (or CHF<sub>3</sub>) and O<sub>2</sub> gases as etchants. A low ratio of O<sub>2</sub> was employed to prevent the generation of solid fluorocarbon residues, which were often observed after removing the resist masks and collapsed onto the target TMD flakes if no O<sub>2</sub> was introduced. All samples were annealed in flowing H<sub>2</sub>/Ar gas at 300 °C for 2 h before electrical characterization. All the electrical characterizations were performed at room temperature and vacuum surrounding ( $\sim 3 \times 10^{-4}$  Pa) in a probe station. An Agilent 4156C semiconductor analyzer was used for electrical characterization.

**Conflict of Interest:** The authors declare no competing financial interest.

**Supporting Information Available:** Experimental details on sample preparation, dry etching, device fabrication, and theoretical analysis of current distribution at probe/channel contacts. This material is available free of charge via the Internet at <http://pubs.acs.org>.

**Acknowledgment.** This research was supported by a Grant-in-Aid (Kakenhi No. 25107004) from the Japan Society for the Promotion of Science (JSPS) through the Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST), and Experiment-Theory Fusion trial project by WPI-MANA.

## REFERENCES AND NOTES

- Sze, S. M.; Ng, K. K. *Physics of Semiconductor Devices*. 3rd ed.; John Wiley & Sons: Hoboken, NJ, 2007.
- Leonard, F.; Talin, A. A. Electrical Contacts to One- and Two-Dimensional Nanomaterials. *Nat. Nanotechnol.* **2011**, *6*, 773–783.
- Chhowalla, M.; Shin, H. S.; Eda, G.; Li, L.-J.; Loh, K. P.; Zhang, H. The Chemistry of Two-Dimensional Layered Transition Metal Dichalcogenide Nanosheets. *Nat. Chem.* **2013**, *5*, 263–275.
- Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and Optoelectronics of Two-Dimensional Transition Metal Dichalcogenides. *Nat. Nanotechnol.* **2012**, *7*, 699–712.
- Xu, M.; Liang, T.; Shi, M.; Chen, H. Graphene-Like Two-Dimensional Materials. *Chem. Rev.* **2013**, *113*, 3766–3798.
- Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS<sub>2</sub> Transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.

7. Schmidt, H.; Wang, S.; Chu, L.; Toh, M.; Kumar, R.; Zhao, W.; Neto, A. H. C.; Martin, J.; Adam, S.; Oezylmaz, B.; *et al.* Transport Properties of Monolayer MoS<sub>2</sub> Grown by Chemical Vapor Deposition. *Nano Lett.* **2014**, *14*, 1909–1913.
8. Huang, J.-K.; Pu, J.; Hsu, C.-L.; Chiu, M.-H.; Juang, Z.-Y.; Chang, Y.-H.; Chang, W.-H.; Iwasa, Y.; Takenobu, T.; Li, L.-J. Large-Area Synthesis of Highly Crystalline WSe<sub>2</sub> Monolayers and Device Applications. *ACS Nano* **2014**, *8*, 923–930.
9. Zhang, W.; Huang, J.-K.; Chen, C.-H.; Chang, Y.-H.; Cheng, Y.-J.; Li, L.-J. High-Gain Phototransistors Based on a CVD MoS<sub>2</sub> Monolayer. *Adv. Mater.* **2013**, *25*, 3456–3461.
10. Jones, A. M.; Yu, H.; Ghimire, N. J.; Wu, S.; Aivazian, G.; Ross, J. S.; Zhao, B.; Yan, J.; Mandrus, D. G.; Xiao, D.; *et al.* Optical Generation of Excitonic Valley Coherence in Monolayer WSe<sub>2</sub>. *Nat. Nanotechnol.* **2013**, *8*, 634–638.
11. Gong, Z.; Liu, G.-B.; Yu, H.; Xiao, D.; Cui, X.; Xu, X.; Yao, W. Magnetoelectric Effects and Valley- Controlled Spin Quantum Gates in Transition Metal Dichalcogenide Bilayers. *Nat. Commun.* **2013**, *4*, 2053.
12. Lopez-Sanchez, O.; Lembke, D.; Kayci, M.; Radenovic, A.; Kis, A. Ultrasensitive Photodetectors Based on Monolayer MoS<sub>2</sub>. *Nat. Nanotechnol.* **2013**, *8*, 497–501.
13. Roy, K.; Padmanabhan, M.; Goswami, S.; Sai, T. P.; Ramalingam, G.; Raghavan, S.; Ghosh, A. Graphene–MoS<sub>2</sub> Hybrid Structures for Multifunctional Photoresponsive Memory Devices. *Nat. Nanotechnol.* **2013**, *8*, 826–830.
14. Jariwala, D.; Sangwan, V. K.; Wu, C.-C.; Prabhumirashi, P. L.; Geier, M. L.; Marks, T. J.; Lauhon, L. J.; Hersam, M. C. Gate-Tunable Carbon Nanotube–MoS<sub>2</sub> Heterojunction p-n Diode. *Proc. Natl. Acad. Sci. U.S.A.* **2013**, *110*, 18076–18080.
15. Yu, W. J.; Liu, Y.; Zhou, H.; Yin, A.; Li, Z.; Huang, Y.; Duan, X. Highly Efficient Gate-Tunable Photocurrent Generation in Vertical Heterostructure of Layered Materials. *Nat. Nanotechnol.* **2013**, *8*, 952–958.
16. Britnell, L.; Ribeiro, R. M.; Eckmann, A.; Jalil, R.; Belle, B. D.; Mishchenko, A.; Kim, Y. J.; Gorbachev, R. V.; Georgiou, T.; Morozov, S. V.; *et al.* Strong Light-Matter Interactions in Heterostructures of Atomically Thin Films. *Science* **2013**, *340*, 1311–1314.
17. Alivisatos, A. P. Semiconductor Clusters, Nanocrystals, and Quantum Dots. *Science* **1996**, *271*, 933–937.
18. Chen, Z.; Appenzeller, J.; Knoch, J.; Lin, Y.; Avouris, P. The Role of Metal-Nanotube Contact in the Performance of Carbon Nanotube Field-Effect Transistors. *Nano Lett.* **2005**, *5*, 1497–1502.
19. Burda, C.; Chen, X. B.; Narayanan, R.; El-Sayed, M. A. Chemistry and Properties of Nanocrystals of Different Shapes. *Chem. Rev.* **2005**, *105*, 1025–1102.
20. Baughner, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarillo-Herrero, P. Intrinsic Electronic Transport Properties of High-Quality Monolayer and Bilayer MoS<sub>2</sub>. *Nano Lett.* **2013**, *13*, 4212–4216.
21. Liu, H.; Neal, A. T.; Ye, P. D. Channel Length Scaling of MoS<sub>2</sub> MOSFETs. *ACS Nano* **2012**, *6*, 8563–8569.
22. Guo, Y.; Han, Y.; Li, J.; Xiang, A.; Wei, X.; Gao, S.; Chen, Q. Study on the Resistance Distribution at the Contact between Molybdenum Disulfide and Metals. *ACS Nano* **2014**, *8*, 7771–7779.
23. Liu, H.; Si, M.; Deng, Y.; Neal, A. T.; Du, Y.; Najmaei, S.; Ajayan, P. M.; Lou, J.; Ye, P. D. Switching Mechanism in Single-Layer Molybdenum Disulfide Transistors: An Insight into Current Flow across Schottky Barriers. *ACS Nano* **2014**, *8*, 1031–1038.
24. Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer MoS<sub>2</sub> Transistors with Scandium Contacts. *Nano Lett.* **2013**, *13*, 100–105.
25. Ionescu, A. M.; Riel, H. Tunnel Field-Effect Transistors as Energy-Efficient Electronic Switches. *Nature* **2011**, *479*, 329–337.
26. Das, S.; Prakash, A.; Salazar, R.; Appenzeller, J. Toward Low-Power Electronics: Tunneling Phenomena in Transition Metal Dichalcogenides. *ACS Nano* **2014**, *8*, 1681–1689.
27. Novoselov, K. S.; Jiang, D.; Schedin, F.; Booth, T. J.; Khotkevich, V. V.; Morozov, S. V.; Geim, A. K. Two-Dimensional Atomic Crystals. *Proc. Natl. Acad. Sci. U.S.A.* **2005**, *102*, 10451–10453.
28. Castellanos-Gomez, A.; Buscema, M.; van der Zant, H. S. J.; Steele, G. A. Deterministic Transfer of Two-Dimensional Materials by All-Dry Viscoelastic Stamping. *2D Mater.* **2014**, *1*, 011002.
29. Li, S.-L.; Miyazaki, H.; Song, H.; Kuramochi, H.; Nakaharai, S.; Tsukagoshi, K. Quantitative Raman Spectrum and Reliable Thickness Identification for Atomic Layers on Insulating Substrates. *ACS Nano* **2012**, *6*, 7381–7388.
30. Huang, Y.; Wu, J.; Xu, X.; Ho, Y.; Ni, G.; Zou, Q.; Koon, G. K. W.; Zhao, W.; Neto, A. H. C.; Eda, G.; *et al.* An Innovative Way of Etching MoS<sub>2</sub>: Characterization and Mechanistic Investigation. *Nano Res.* **2013**, *6*, 200–207.
31. Li, S.-L.; Wakabayashi, K.; Xu, Y.; Nakaharai, S.; Komatsu, K.; Li, W.-W.; Lin, Y.-F.; Aparecido-Ferreira, A.; Tsukagoshi, K. Thickness-Dependent Interfacial Coulomb Scattering in Atomically Thin Field-Effect Transistors. *Nano Lett.* **2013**, *13*, 3546–3552.
32. Heinze, S.; Tersoff, J.; Martel, R.; Derycke, V.; Appenzeller, J.; Avouris, P. Carbon Nanotubes as Schottky Barrier Transistors. *Phys. Rev. Lett.* **2002**, *89*, 106801.
33. Murrmann, H.; Widmann, D. Current Crowding on Metal Contacts to Planar Devices. *IEEE Trans. Electron Devices* **1969**, *16*, 1022–1024.
34. Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically Thin MoS<sub>2</sub>: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* **2010**, *105*, 136805.
35. Kuc, A.; Zibouche, N.; Heine, T. Influence of Quantum Confinement on the Electronic Structure of the Transition Metal Sulfide TS<sub>2</sub>. *Phys. Rev. B* **2011**, *83*, 245213.
36. Kim, S.; Konar, A.; Hwang, W.-S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo, J.-B.; Choi, J.-Y.; *et al.* High-Mobility and Low-Power Thin-Film Transistors Based on Multilayer MoS<sub>2</sub> Crystals. *Nat. Commun.* **2012**, *3*, 1011.
37. Das, S.; Appenzeller, J. Screening and Interlayer Coupling in Multilayer MoS<sub>2</sub>. *Phys. Status Solidi RRL* **2013**, *7*, 268–273.
38. Ng, K. K.; Liu, R. On the Calculation of Specific Contact Resistivity on Si. *IEEE Trans. Electron Devices* **1990**, *37*, 1535–1537.
39. Xia, F.-N.; Perebeinos, V.; Lin, Y.-M.; Wu, Y.-Q.; Avouris, P. The Origins and Limits of Metal-Graphene Junction Resistance. *Nat. Nanotechnol.* **2011**, *6*, 179–184.